## **ABSTRACT**

A method and apparatus for burst mode data transfers between a CPU and a FIFO.

The CPU executes a burst mode memory access instruction defining multiple memory addresses. The multiple memory addresses are decoded to produce an output that is the same for each of the multiple memory addresses. The FIFO is accessed repeatedly, for each of the multiple addresses, by use of the output.